
www.adsantec.com

ASNT1011-PQA DC-to-16Gbps Digital Multiplexer 16:1 / Serializer

- Broadband digital serializer 16-to-1
- LVDS compliant input data buffers
- Full-rate clock output
- Clock-divided-by-16 LVDS output buffer with 90°-step phase selection
- Single +3.3V power supply
- Industrial temperature range
- Low power consumption of 660mW at the maximum speed
- Custom 100-pin QFN package (12mm x 12mm)



www.adsantec.com

DESCRIPTION




Fig. 1. Functional Block Diagram

ASNT1011-KMA is a low power and high-speed digital 16-to-1 multiplexer (MUX) / serializer. The IC shown in Fig. 1 functions seamlessly over data rates (f_{bit}) ranging from DC to the specified maximum value.

The main function of the IC is to multiplex 16 parallel data channels running at a bit rate of $f_{bit}/16$ into a high speed serial bit stream running at f_{bit} . It provides a high-speed output data channel for point-to-point data transmission over a controlled impedance media of 50Ohm. The transmission media can be a printed circuit board or copper coaxial cables. The functional distance of the data transfer is dependent upon the attenuation characteristics of the transportation media and the degree of noise coupling to the signaling environment.

During normal operation, the serializer's low-speed input buffer (LS DIBx16) accepts external 16-bit wide parallel data words d00-d15 through 16 differential LVDS inputs and delivers them to the multiplexer's core (MUX16:1) for serialization. A full rate clock must be provided by an external source (**ce**) to the high-speed clock input buffer (HS CIB) where it is routed to the high speed clock output buffer (HS COB) and the internal divider-by-16 (/16). The divider provides signaling for MUX16:1 and produces a full rate clock divided-by-16 C16 for the low speed LVDS compliant clock output buffer (LVDS COB). The phase of **clo** can be modified by 90° increments by utilizing pins **phs1** and **phs2** and the clock processing block (CLK Proc).



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

The serialized words are transmitted as 2-level signals qcml by a differential CML output buffer (Data OB). A full-rate clock is transmitted by HS COB in parallel with the high-speed data. The clock and data outputs are well phase matched to each other resulting in very little relative skew over the operating temperature range of the device. Both output stages are back terminated with on-chip 50*Ohm* resistors.

The serializer uses a single +3.3V power supply and is characterized for operation from $-25^{\circ}C$ to $125^{\circ}C$ of junction temperature.

LS DIBx16

The Low-Speed Data Input Buffer (LS DIBx16) consists of 16 proprietary universal input buffers (UIBs) that exceed the LVDS standards IEEE Std. 1596.3-1996 and ANSI/TIA/EIA-644-1995. UIB is designed to accept differential signals with amplitudes above 60mV peak-to-peak (p-p), DC common mode voltage variation between the negative (vee) and positive (vcc) supply rails, and AC common mode noise with a frequency up to 5MHz and voltage levels ranging from 0 to 2.4V. It can also receive single-ended signals with amplitudes above 60mVp-p and threshold voltages between vee and vcc. The input termination impedance is set to 100Ohm differential.

HS CIB

The High-Speed Clock Input Buffer (HS CIB) can accept high-speed clock signals at its differential CML input port cep/cen. It can also accept a single-ended signal with a threshold voltage applied to the unused pin. HS CIB can handle a wide range of input signal amplitudes. The buffer utilizes on-chip single-ended termination of 50*Ohm* to vcc for each input line.

/16

The Divider-by-16 (/16) includes 4 divide-by-2 circuits connected in series. The high-speed clock C is fed into the first divide-by-2 circuit that generates half rate clock C2. C2 is routed internally to the next divide-by-two circuit and outside of the block to MUX16:1. Other divided down clock signals are formed and routed to MUX16:1 in similar fashion. C16 is passed on to LVDS COB to become the output low speed clock signal clo.

MUX16:1

The 16 to 1 Multiplexer (MUX16:1) utilizes a tree type architecture that latches the incoming data on the negative edge of the C16 clock signal that is supplied by the divider. The 16-bit wide data word is subsequently multiplexed and delivered to Data OB as a single serial data stream running at a data rate up to 17*Gbps*. The latency of this circuit block is equal to roughly one period of C16. The input MSB corresponds to d00.

Data OB

The Data Output Buffer (Data OB) receives high-speed serial data from MUX16:1 and converts it into differential CML output signal qcmlp/qcmln. The buffer requires 50*Ohm* external termination resistors connected between vcc and each output to match its internal 50*Ohm* resistors.

HS COB

The High Speed Clock Output Buffer (HS COB) utilizes the same termination scheme as Data OB. The buffer can be enabled or disabled by the external 2-state control signal offcho. The logic "0" state provides a full-rate clock output signal while the logic "1" state disables the buffer completely to save power.

www.adsantec.com

CLK Proc

By utilizing the CMOS control pins phs1 and phs2, the phase of clo can be altered in accordance with Table 1.

Table 1. Output Clock Phase Selection

| phs1 | phs2 | C16 phase |
|---------------|---------------|-----------|
| vee (default) | vee (default) | 270° |
| vee | vcc | 180° |
| vcc | vee | 90° |
| vcc | vcc | 0° |

LVDS COB

The LVDS Clock Output Buffer (LVDS COB) receives C16 and converts it into an LVDS output signal clo. The proprietary low-power LVDS output buffer utilizes a special architecture that ensures operation at frequencies up to 2.0GHz with a nominal output current of 3.5mA. The buffer satisfies all the requirements of the IEEE Std. 1596.3-1996 and ANSI/TIA/EIA-644-1995.

Output Timing

The phase relation between the output data qcml and the full rate output clock cho is specified in Table 2 and illustrated by Fig. 2.

Table 2. Output Data-to-Clock Phase Difference

| Junction temperature, | τ,ps | | |
|-----------------------|------|------|--|
| ${}^{o}C$ | Min. | Max. | |
| -25 | 77 | 80 | |
| 50 | 82 | 86 | |
| 125 | 87 | 91 | |




Fig. 2. Output Timing Diagram

www.adsantec.com

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 3 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vee).

Table 3. Absolute Maximum Ratings

| Parameter | Min | Max | Units |
|-----------------------------|-----|------|-------|
| Supply Voltage (vcc) | | +3.6 | V |
| Power Consumption | | 0.72 | W |
| RF Input Voltage Swing (SE) | | 1.0 | V |
| Case Temperature | | +90 | °C |
| Storage Temperature | -40 | +100 | °C |
| Operational Humidity | 10 | 98 | % |
| Storage Humidity | 10 | 98 | % |

TERMINAL FUNCTIONS

| | Supply And Termination Voltages | | | | |
|------|--|---|--|--|--|
| Name | Description Pin Number | | | | |
| vcc | Positive power 1, 4, 7, 10, 13, 16, 26, 29, 32-35, 38-41, 44, 45, 49, 52 | | | | |
| | supply. (+3.3 <i>V</i>) | 55, 60, 63, 66, 69, 72, 75, 78, 81, 84, 87, 92, 95, 98. | | | |
| vee | Negative power | wer 3, 17-19, 24, 25, 27, 28, 50, 51, 58, 73. | | | |
| | supply. (GND or $0V$) | | | | |
| nc | Not connected pins. | 2, 14, 15, 21-23, 46, 53, 54, 59, 74. | | | |

| TERMINAL | | A L | DESCRIPTION |
|----------|----------|------------|---|
| Name | No. | Type | |
| | | | High-Speed I/Os |
| cep | 31 | Input | CML differential external clock inputs with internal SE |
| cen | 30 | | 50 <i>Ohm</i> termination to VCC . |
| chop | 37 | Output | CML differential clock outputs. Require external SE 50 <i>Ohm</i> |
| chon | 36 | | termination to VCC. |
| qcmlp | 43 | Output | CML differential data outputs. Require external SE 50 <i>Ohm</i> |
| qcmln | 42 | | termination to VCC. |
| | Controls | | |
| phs1 | 57 | LS In., | Low-speed output clock phase selection (default: both low). |
| phs2 | 56 | CMOS | |
| offcho | 20 | LS In., | HS COB control (active: high, buffer is disabled; default: low, |
| | | CMOS | full-rate output clock). |



www.adsantec.com

| TERMINAL | | AL . | DESCRIPTION |
|----------|-----|--------|--|
| Name | No. | Type | |
| | • | | Low-Speed I/Os |
| clop | 48 | Output | LVDS clock outputs. Can transmit four different clock phases |
| clon | 47 | | as defined by phs1 and phs2. |
| d00p | 61 | Input | LVDS data inputs. |
| d00n | 62 | | |
| d01p | 64 | | |
| d01n | 65 | | |
| d02p | 67 | | |
| d02n | 68 | | |
| d03p | 70 | | |
| d03n | 71 | | |
| d04p | 76 | | |
| d04n | 77 | | |
| d05p | 79 | | |
| d05n | 80 | | |
| d06p | 82 | | |
| d06n | 83 | | |
| d07p | 85 | | |
| d07n | 86 | | |
| d08p | 88 | | |
| d08n | 89 | | |
| d09p | 90 | | |
| d09n | 91 | | |
| d10p | 93 | | |
| d10n | 94 | | |
| d11p | 96 | | |
| d11n | 97 | | |
| d12p | 99 | | |
| d12n | 100 | | |
| d13p | 5 | | |
| d13n | 6 | | |
| d14p | 8 | | |
| d14n | 9 | | |
| d15p | 11 | | |
| d15n | 12 | | |



www.adsantec.com

ELECTRICAL CHARACTERISTICS

| PARAMETER | MIN | TYP | MAX | UNIT | COMMENTS |
|------------------------------|---------|----------|------------------------|----------------|------------------------|
| General Parameters | | | | | |
| VCC | +3.14 | +3.3 | +3.47 | V | ±5% |
| vee | | 0.0 | | V | External ground |
| Ivcc | | 200 | | mА | |
| Power consumption | | 660 | | mW | |
| Junction temperature | -25 | 50 | 125 | °C | |
| | LS | Input Da | ata (dXXp, | , dXXn) | |
| Data Rate | 0.0 | | 1000 | Mbps | |
| Differential Swing | 0.06 | | 0.8 | V | Peak-to-peak |
| CM Voltage Level | vee | | VCC | V | |
| | H | S Input | Clock (cep | , cen) | |
| Frequency | 0.0 | | 16 | GHz | |
| Swing (Diff or SE) | 0.2 | | 1.2 | V | Peak-to-peak |
| CM Voltage Level | vcc-0.8 | | VCC | V | |
| Duty Cycle | 40 | 50 | 60 | % | |
| | HS (| Output D | ata (qcml _l | o, qcmln) | |
| Data Rate | 0.0 | | 16 | Gbps | |
| Logic "1" level | | VCC | | V | |
| Logic "0" level | | vcc-0.6 | | V | |
| Jitter | | 12 | | ps | Peak-to-peak @12.5Gb/s |
| | HS | Output | Clock (cho | p, chon) | |
| Frequency | 0.0 | | 16 | GHz | |
| Logic "1" level | | VCC | | V | |
| Logic "0" level | | vcc-0.6 | | V | |
| Jitter | | 6 | | ps | Peak-to-peak @12.5GHz |
| Duty Cycle | | 50 | | % | |
| LS Output Clock (clop, clon) | | | | | |
| Frequency | 0.0 | | 1000 | MHz | |
| Interface | | LVDS | | | Meets the IEEE Std. |
| CMOS Control Inputs | | | | | |
| Logic "1" level | vcc-0.4 | | | \overline{V} | |
| Logic "0" level | | | vee+0.4 | V | |

www.adsantec.com

PACKAGE INFORMATION

The chip die is housed in a custom 100-pin QFN package shown in Fig. 3. Additional package's mechanical information is available on the company's <u>website</u>.




Fig. 3. Package Drawing

Even though the package provides a center heat slug located on the back side of the package to be used for heat dissipation, ADSANTEC does <u>NOT</u> recommend for this section to be soldered to the board. If the customer wishes to solder it, it should be connected to **VCC** plain that is power for the positive supply.

The part's identification label is ASNT1011-PQA. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per EU 2002/95/EC for all six substances.



www.adsantec.com

REVISION HISTORY

| Revision | Date | Changes | | | |
|----------|---------|---|--|--|--|
| 2.2.2 | 05-2020 | Updated Package information | | | |
| | | Corrected format | | | |
| 2.1.1 | 07-2019 | Updated Letterhead | | | |
| 2.0 | 06-2012 | Revised Electrical Characteristics section. | | | |
| | | Corrected Terminal Functions. | | | |
| | | Revised Package Information section. | | | |
| | | Added Absolute Maximums Rating table. | | | |
| | | Added Pin Diagram. | | | |
| 1.0 | 09-2008 | First release. | | | |