




#### ASNT2011-PQA DC-17*Gbps* Digital Demultiplexer 1:16 / Deserializer

- Broadband digital deserializer 1-to-16
- Low-power LVDS output data buffers with a proprietary architecture
- Clock-divided-by-16 LVDS output buffer with 90°-step phase selection
- Single +3.3*V* power supply
- Industrial temperature range
- Low power consumption of 730mW at the maximum speed
- Standard 100-pin QFN package (12mm x 12mm)





### DESCRIPTION




Fig. 1. Functional Block Diagram

ASNT2011-PQA is a low power and high-speed digital 1 to 16 demultiplexer / deserializer IC. The IC shown in Fig. 1 can function seamlessly over input data rates ( $f_{bit}$ ) ranging from DC to 17*Gbps*.

The main function of ASNT2011-KMA is to demultiplex a serial input data channel d running at a bit rate of  $f_{bit}$  into 16 parallel data channels q00-q15 running at a bit rate of  $f_{bit}/16$ . The high sensitivity data input buffer (Data IB) ensures accurate operation at low input data signal amplitudes. It provides on-chip 50*Ohm* termination to VCC and is designed to be driven by devices with 50*Ohm* source impedance.

During normal operation, the received serial input data is latched into a tree-type demultiplexer DMX1:16 and subsequently deserialized and delivered to the demultiplexer's output as 16-bit wide low-speed parallel words. The output MSB corresponds to q00 when bitordn=0 (default), or to q15 when bitordn=1.

A full rate clock must be provided by an external source **ce** to the high-speed clock input buffer HS ClB where it is routed to the internal divider-by-16 (/16). The divider provides signaling for DMX1:16 and produces a full rate clock divided-by-16 C16 for the low speed LVDS compliant clock output buffer LVDS COB. The phase of **cls** can be modified by 90° increments by utilizing pins **phs1** and **phs2** and the clock processing block CLK **Proc**.

Sixteen proprietary low-power LVDS output data buffers LVDS DOBx16 are used to deliver the 16 data output signals q00-q15 while a similar LVDS clock output buffer LVDS COB outputs the low-speed clock signal cls.

The description uses a single +3.3V power supply and is characterized for operation from  $-25^{\circ}C$  to  $125^{\circ}C$  of junction temperature.



### Data IB

The Data Input Buffer (Data IB) can process an input CML data signal d with bit rates from DC to  $f_{\text{bit}}$ . It can also accept a single-ended signal to one of its pins with a threshold voltage applied to the unused pin. Data IB can handle a wide range of input signal amplitudes. The buffer utilizes on-chip single-ended termination of 500*hm* to vcc for each input line.

### HS CIB

The High-Speed Clock Input Buffer (HS ClB) can process an external CML clock signal **ce** with frequencies from DC to  $f_{\text{bit}}$ . It can also accept a single-ended signal to one of its pins with a threshold voltage applied to the unused pin. HS ClB can handle a wide range of input signal amplitudes. The buffer utilizes on-chip single-ended termination of 50*Ohm* to **vcc** for each input line.

#### /16

The Divider-by-16 (/16) includes 4 divide-by-2 circuits connected in series. The high-speed clock delivered by HS CIB is fed into the first divide-by-2 where its output is routed internally to the next divide-by-two circuit and outside of the block to DMX1:16. Other divided down clock signals are formed and routed to DMX1:16 in similar fashion. A full rate clock divided-by-16 C16 is passed on to CLK Proc for additional phase adjustment.

### DMX1:16

The 1 to 16 Demultiplexer (DMX1:16) utilizes a tree type architecture that latches in the data stream from Data IB on both edges of a half-rate clock signal supplied by the divider (/16). The high speed data signal is subsequently demultiplexed down and delivered to LVDS DOBx16 in parallel fashion as 16-bit wide words running at a data rate up to  $f_{\text{bit}}/16$ .

#### CLK Proc

By utilizing the CMOS control pins phs1 and phs2, the phase of cls can be altered as shown in Table 1.

phs1	phs2	C16S phase
vee (default)	vee (default)	270°
vee	VCC	180°
VCC	vee	90°
VCC	VCC	0°

Table 1. Output Clock Phase Selection

# LVDS DOBx16

The LVDS Data Output Buffer (LVDS DOBx16) accepts 16-bit wide words from DMX1:16 and converts them into LVDS output signals. Each proprietary low-power LVDS output buffer utilizes a special architecture that ensures operation at bit rates up to 2Gb/s with a nominal output current of 3.5mA. The buffer satisfies all the requirements of the IEEE Std. 1596.3-1996 and ANSI/TIA/EIA-644-1995 standards. The output MSB corresponds to q00 when bitordn=0 (default), or to q15 when bitordn=1.

## LVDS COB

The LVDS Clock Output Buffer (LVDS COB) receives C16 from CLK Proc and converts it into the LVDS output signal cls. The proprietary low-power LVDS output buffer utilizes a special architecture that ensures

Rev. 2.4.2



operation at frequencies up to 2.0*GHz* with a nominal output current of 3.5*mA*. The buffer satisfies all the requirements of the IEEE Std. 1596.3-1996 and ANSI/TIA/EIA-644-1995 standards.

## **ABSOLUTE MAXIMUM RATINGS**

Caution: Exceeding the absolute maximum ratings shown in Table 2 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vee).

Parameter	Min	Max	Units
Supply Voltage (vee)		+3.6	V
Power Consumption		0.8	W
RF Input Voltage Swing (SE)		1.2	V
Case Temperature		+90	°С
Storage Temperature	-40	+100	°С
Operational Humidity	10	98	%
Storage Humidity	10	98	%

Table	2.	Absolute	Maximum	Ratings
10000	<i>~</i> .	1105011110	111000000000000000000000000000000000000	Inclusion

### **TERMINAL FUNCTIONS**

	Supply And Termination Voltages				
Name	Description	Pin Number			
vcc	Positive power supply	1, 7, 10, 13, 16, 29, 32, 35, 38, 41, 45, 49, 52, 55,			
	(+3.3V)	60, 63, 66, 69, 72, 78, 81, 84, 87, 92, 95, 98			
vee	Negative power supply	3, 17, 25, 50, 51, 58			
	(GND or $0V$ )				
nc	Not connected pins	2, 4, 19, 20, 21, 22, 23, 24, 26, 27, 28, 30, 31, 33,			
		34, 39, 40, 44, 46, 47, 48, 53, 54, 59, 73, 74, 75			

TERMINAL		DESCRIPTION
No.	Туре	
		High-Speed I/Os
43	Input	CML differential data inputs with internal SE 500hm
42		termination to VCC
37	Input	CML differential clock inputs with internal SE 500hm
36		termination to VCC
		Controls
57	LS In.,	Low-speed output clock phase selection (default: both low)
56	CMOS	
18	LS In., CMOS	Output bit order selection (active: high, q15 is MSB; default: low, q00 is MSB)
	No. 43 42 37 36 57 56	No. Type   43 Input   42 -   37 Input   36 -   57 LS In.,   56 CMOS





Ultra High-Speed Mixed Signal ASICs

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

TERMINAL		AL	DESCRIPTION
Name	No.	Туре	
			Low-Speed I/Os
q00n	12	Output	
q00p	11		
q01n	9		
q01p	8		
q02n	6		
q02p	5		
q03n	100		
q03p	99		
q04n	97		
q04p	96		
q05n	94		
q05p	93		
q06n	91		
q06p	90		
q07n	89		LVDS data outputs
q07p	88		-
q08n	86		
q08p	85		
q09n	83		
q09p	82		
q10n	80		
q10p	79		
q11n	77		
q11p	76		
q12n	71		
q12p	70		
q13n	68		
q13p	67		
q14n	65		
q14p	64		
q15n	62		
q15p	61		
clsp	14	Output	LVDS clock output, can transmit four different clock phases
clsn	15		as defined by phs1 and phs2



Ultra High-Speed Mixed Signal ASICs

EC

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

# **ELECTRICAL CHARACTERISTICS**

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
VCC	+3.14	+3.3	+3.47	V	±5%
vee		0.0		V	External ground
Ivcc		220		mА	
Power consumption		730		mW	
Junction temperature	-25	50	125	$^{\circ}C$	
	HS	Input D	ata (dp/dn	)	
Data Rate	0	17	18	Gbps	
Swing p-p (Diff or SE)	0.04		1.2	V	Peak-to-peak
CM Voltage Level	<b>VCC</b> -0.	8	VCC	V	
	HS I	nput Clo	ck (cep/ce	en)	
Frequency	0.0	17	18	GHz	
Swing p-p (Diff or SE)	0.2		1.2	V	Peak-to-peak
CM Voltage Level	vcc -0.8		VCC	V	
Duty Cycle	40	50	60	%	
LS	Output D	Data (q00	)p/q00n-q <sup>-</sup>	15p/q15n)	
Data Rate	0.0	1063	1125	Mbps	
Interface		LVDS			Meets the IEEE Std.
					1596.3-1996
	LS Ou	itput Clo	ck (clsp/c	lsn)	
Frequency	0.0	1063	1125	MHz	
Interface		LVDS			Meets the IEEE Std.
					1596.3-1996
CMOS Control Inputs/Outputs					
Logic "1" level	<b>vcc</b> -0.4			V	
Logic "0" level			<b>vee</b> +0.4	V	
	T	iming Pa	rameters		
cls to q0-q15 delay		$\pm 2.5\%$			Over the full
variation					temperature range



## **PACKAGE INFORMATION**




Fig. 2. Package Drawing

Even though the package provides a center heat slug located on the back side of the package to be used for heat dissipation, ADSANTEC does  $\underline{NOT}$  recommend for this section to be soldered to the board. If the customer wishes to solder it, it should be connected to the vee plain that is ground for the positive supply.

The part's identification label is ASNT2011-PQA. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.







# **REVISION HISTORY**

Revision	Date	Changes		
2.4.2	05-2020	Updated Package Information		
2.3.2	07-2019	Updated Letterhead		
2.3.1	10-2013	Corrected pin out drawing		
		Corrected terminal functions (vcc and nc pins)		
2.2.1	05-2013	Corrected input voltage characteristics		
		Corrected maximum ratings		
2.1.1	09-2012	Corrected input voltage range		
		Corrected format		
2.0	04-2012	Added package pin out drawing		
		Added absolute maximum ratings		
		Revised package information section		
1.0	01-2009	First release		