


## ASNT5121/5120/5021-PQD 26Gbps-13GHz Data/Clock Distributor


- High-speed broadband Data/Clock Amplifier and Splitter for signal distribution.
- Exhibits low jitter and limited temperature variation over industrial temperature range.
- 13GHz analog input bandwidth.
- One input signal port and three amplified output signal ports.
- On-chip matched phase delays for all three outputs.
- Fully differential input and output buffers with on-chip 50Ω termination.
- CML output interface with 400mV single-ended swing.
- Single ±3.3V power supply.
- Power consumption: 580mW.
- Fabricated in SiGe for high performance, yield, and reliability.
- Standard MLF/QFN 16-pin package.



## DESCRIPTION

The temperature stable ASNT5120-PQD SiGe IC provides active broadband data/clock signal splitting and is intended for use in high-speed measurement / test equipment. ASNT5120-PQD can receive an up to 26Gbps-13GHz data/clock signal and effectively distribute it to three separate phase matched outputs. The part's I/Os support the CML logic interface with on chip 50Ω termination and may be used differentially, AC/DC coupled, single-ended, or in any combination. It operates from a single ±3.3V power supply.

## FUNCTIONAL BLOCK DIAGRAM



## TERMINAL FUNCTIONS

TERMINAL	TYPE	DESCRIPTION
NAME (NO.)		
vcc 1, 5, 9, 13	PS	Power Supply: 3.3V / 0V
vee 4, 8, 12, 16	PS	Power Supply: 0V / -3.3V
cip 14	Input	Differential CML high-speed signal inputs
cin 15		
co1p 11	Output	Differential CML high-speed signal outputs
co1n 10		
co2p 7	Output	Differential CML high-speed signal outputs
co2n 6		
co3p 2	Output	Differential CML high-speed signal outputs
co3n 3		



## ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
<b>VEE</b>	-3.1	0.0 / -3.3	-3.5	V	±6%
<b>VCC</b>	3.1	3.3 / 0.0	3.5	V	±6%
<b>IEE</b>		175		mA	
<b>Power</b>		560		mW	
<b>Junction Temp.</b>	-25	50	125	°C	
<b>Input Data-Clock</b>					
Data rate/Frequency	0.0		26/13	Gbps-GHz	
CM Level	Vcc-0.8	Vcc-0.2	Vcc	V	
Swing (Diff or SE)	50	400	1000	mV	Peak-to-peak
Duty Cycle	40%	50%	60%		For clock signal
<b>Out Data-Clock</b>					
Data rate/Frequency	0.0		26/13	Gbps-GHz	
CM Level	Vcc-0.25	Vcc-0.2	Vcc-0.15	V	
SE Swing	380	400	420	mV	Peak-to-peak
Rise/Fall Times	13	15	17	ps	20%-80%
Additive Jitter			5	ps	Peak-to-peak
Duty Cycle	45%	50%	55%		For clock signal

## PACKAGE INFORMATION

The chip is packaged in a standard 16-pin QFN package. The package's mechanical information is available on the company's [website](#).