
Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

# ASNT6123-BD 25Gbps Dual TIA

- Broadband dual transimpedance amplifier (TIA) for low noise receiver-side applications
- Two independent amplification channels
- Automatic DC offset adjustment
- Input peak detectors
- Manual bandwidth/peaking adjustment
- Independent common-mode voltage adjustment for each single-ended output
- Exhibits low jitter and limited temperature variation over industrial temperature range
- Fully differential input and output buffers with on-chip 50*Ohm* termination
- Single +3.3V or -3.3V power supply
- Low current consumption of 150mA at nominal conditions
- Fabricated in SiGe for high performance, yield, and reliability



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

### **DESCRIPTION**




Fig. 1. Functional Block Diagram

The ASNT6123-BD SiGe IC is a two-channel temperature stable SiGe transimpedance amplifier that provides low-jitter broadband linear conversion of current signals at its input ports (inp1/inn1, inp2/inn2) into differential voltage signals at the output ports (outp1/outn1, outp2/outn2). Each channel of the part shown in Fig. 1 is a serial combination of transimpedance (TIA), limiting (LA), and output (OA) amplification stages. The input signal can be either differential or single-ended with the current always flowing into the corresponding pin. In case of one input being single-ended, a certain DC level signal must be applied to the other input. The part incorporates an automatic DC offset control (OSC) that effectively eliminates any difference between the common-mode voltages of direct and inverted output signals. This function requires utilization of external capacitors attached to cfilt1 and cfilt2 pads.

The DC common-mode voltage level of each single-ended output can be manually adjusted using the corresponding dcoutp1/dcoutn1 or dcoutp2/dcoutn2 control inputs.

The individual amplifier bandwidth can be manually adjusted through changing its peaking characteristics by means of peakadj1 or peakadj2 control signals.



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

The on-chip peak detectors (PD) provide output signals pkdet1 and pkdet2 that are proportional to the values of the corresponding input signals.

The part's outputs support a CML-type interface with on-chip 50*Ohm* termination and may be used as a differential or single-ended connection with AC or DC-coupling (see also POWER SUPPLY CONFIGURATION). The input and output termination resistors in both channels are respectively connected to separate internal positive supply plains vcca and vccd, which may be also kept separate from the intermediate amplifier supply vccl. The input and output negative supply nets are also created as separate metal plains veea and veed, which are partly shorted through the common substrate.

#### POWER SUPPLY CONFIGURATION

The part can operate with either negative supply (vcca=vccl=vccd=0.0V=ground and veea=veed=-3.3V), or positive supply (vcca=vccl=vccd=+3.3V and veea=veed=0.0V=ground). In case of the positive supply, all outputs need AC termination when connected to any devices with 50Ohm termination to ground.

The chip substrate should be completely isolated or connected to veea or veed. DO NOT connect substrate to vcca, vccl, or vccd!

All the characteristics detailed below assume vcc = 3.3V and vee = 0.0V.

#### ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vee).

Parameter	Min	Max	Units
Supply Voltage (vcc)		3.6	V
Power Consumption		0.6	$\overline{W}$
RF Input Current Swing (SE)		2	mA
Junction Temperature		+125	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

Table 1. Absolute Maximum Ratings.



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

# **TERMINAL FUNCTIONS**

TERMINAL		AL	DESCRIPTIO	N	
Name	No.	Type			
	High-Speed I/Os				
inp1	29	Current Direct and inverting single-ended current-sensing data inputs			
inn1	31	input			
inp2	35		Direct and inverting single-ended current-sensing data inputs		
inn2	37		for channel 2		
outp1	17	CML	Differential data outputs for channel	1. Require external SE	
outn1	15	output	50 <i>Ohm</i> termination to <b>vccd</b>		
outp2	11		Differential data outputs for channel 2	2. Require external SE	
outn2	9		50 <i>Ohm</i> termination to vccd		
			Controls		
dcoutp1	27	Control	DC common-mode voltage control with 1 <i>KOhm</i> to outp1		
dcoutn1	19	voltage	voltage DC common-mode voltage control with 1 <i>KOhm</i> to outn1		
dcoutp2	39		DC common-mode voltage control with 1 <i>KOhm</i> to outp2		
dcoutn2	7		DC common-mode voltage control with 1 <i>KOhm</i> to outn2		
pkadj1	22		Channel 1 peaking control signal		
pkadj2	4		Channel 2 peaking control signal		
pkdet1	23	Analog	Channel 1 peak detector output		
pkdet2	3	signal	Channel 2 peak detector output		
cfilt1	24		300nF off-chip capacitor connection f		
cfilt2	2		300 <i>nF</i> off-chip capacitor connection f	For channel 2	
	Supply and Termination Voltages				
Name	1				
vcca	Positive power supply for TIAs $(+3.3V \text{ or } 0V)$ 40, 26, 33				
vccl	1 11 7 / / / /				
vccd	Positive power supply for output buffers $(+3.3V \text{ or } 0V)$ 6, 13, 20				
veea					
veed	Negative power supply for other cells (0 <i>V</i> or -3.3 <i>V</i> ) 8, 10, 12, 14, 16, 18				



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

## **ELECTRICAL CHARACTERISTICS**

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vcca	3.1	3.3	3.5	V	±6%
vccd	3.1	3.3	3.5	V	±6%
vccl	3.1	3.3	3.5	V	±6%
veea		0.0		V	External ground
veed		0.0		V	External ground
<i>I</i> vee		150		mA	Total current from negative supplies
Power consumption		495		mW	
Junction temperature	-25	50	125	$^{\circ}C$	
	H	S Input	Data (in	p1/inn1, ir	np2/inn2)
Data Rate	DC	_	25	Gbps	
Bandwidth	16		20	GHz	-3dB level
SE Current Swing			1500	иA	Positive (into the pin)
OSC frequency	10			KHz	With 300nF external capacitor
Input Control	l Voltage	es (pkad	j1, pkadj	2, dcoutp	1/dcoutn1, dcoutp2/dcoutn2)
Frequency		DC		_	
Logic "0" level		vee		V	
Logic "1" level		VCC		V	
HS Output Data (outp1/outn1, outp2/outn2)					
Data rate	DC		25	Gbps	
Differential gain	77		81	dBOhm	
Single-ended swing	0.27		0.32	V	Peak-to-peak
CM Level	VC	c-(Swing	g)/2	V	With external 50 <i>Ohm</i> DC termination
Input-referred noise	_	15	25	<i>pA/Hz</i> <sup>1/2</sup>	0.1 <i>GHz</i> -20 <i>GHz</i>
Additive Jitter			2	ps	Peak-to-peak

### **DIE INFORMATION**

The main dimensions of the die are given in Table 2.

Table 2. Important Die Dimensions

Pad metal dimensions	80μm x 80μm
Pad opening dimensions	74µm x74µm
Die dimensions	1200μm x 2400μm

The part's die incorporates wire bonding pads with the coordinates of their centers given in This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances. Table 3.



substances.

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

The part's identification label is ASNT6123-BD. The first 8 characters of the name before the dash

identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 2 characters after the dash indicate that the die is not packaged.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten

Table 3 Die Pad Coordinates

Pin	X Coordinate,	Y Coordinate,	Pin	X Coordinate,	Y Coordinate,
Number	μm	μт	Number	μm	μm
1	300	58	2	450	58
3	600	58	4	750	58
5	900	58	6	1065	135
7	1142	300	8	1142	450
9	1142	600	10	1142	750
11	1142	900	12	1142	1050
13	1142	1200	14	1142	1350
15	1142	1500	16	1142	1650
17	1142	1800	18	1142	1950
19	1142	2100	20	1065	2265
21	900	2342	22	750	2342
23	600	2342	24	450	2342
25	300	2342	26	135	2265
27	58	2100	28	58	1950
29	58	1800	30	58	1650
31	58	1500	32	58	1350
33	58	1200	34	58	1050
35	58	900	36	58	750
37	58	600	38	58	450
39	58	300	40	135	135

## **REVISION HISTORY**

Revision	Date	Changes
2.3.2	05-2020	Updated Die Information
2.2.2	07-2019	Updated Letterhead
2.2.1	04-2017	Added description of substrate connection
		Updated absolute maximum ratings section
		Corrected electrical characteristics section
2.1.1	03-2015	Added gain value
2.0.1	12-2013	Corrected description
		Corrected format
		Added die drawing
		Corrected block diagram
		Added power supply configuration section
		Added absolute maximum ratings section
		Corrected electrical characteristics



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

			Added die information
			Added revision history table
1	1	01-2010	First release