

# **LUCEO** Clock Divider Module

PN L-6001-CD-2

### **DESCRIPTION**


CD-2 is a clock divider module that plugs into the XBERT and ParalleX™ Chassis. With a divider input range of 100MHz – 20GHz, the module provides 4 selectable divide ratios of 1/2, 1/4, 1/8, 1/16 which can be changed via an easy to use GUI or front-panel push-button switch. Front panel indicators give immediate status of selected divide ratio. Although intended for use with the EBERT pattern generator/error detector, the CD-2 finds a variety of other applications as a clock divider.

## KEY FEATURES

- 4 selectable divide ratios
  - 1/2
  - 1/4
  - 1/8
  - 1/16
- Divider input range 100MHz 20GHz
- Differential clock input
- Differential clock output
- Clock input/outputs have single-ended capability (unused terminals should be terminated)
- Front panel switch for divide ratio selection
- LabView<sup>TM</sup> drivers available
- GPIB Interface via XBERT Chassis.
- Small size: width 25.4mm (1")



OPTICAL SWITCH MODULE PN L-6001-OSWxM



# XBERT PLATFORM: LETS YOU START SMALL AND GROW BIG

XBERT is a low-cost, modular Bit Error Rate Test Platform used for verification and test of 10Gb/s and above optical and electrical chip, sub assembly and system designs. ParalleX™ allows users to perform several BER tests at once using a single clock source. The system is ideal for developers desiring to run simultaneous BER tests on parallel interfaces or multiple independent interfaces. XBERT and ParalleX™ are scalable so users can start off with a single channel and add modules to grow the system. Manufacturers can realize great savings by taking advantage of the XBERT and ParalleX™ system's scalability to perform parallel

testing in volume production environments.

# 光貿易株式会社 〒113-0034 東京都文京区湯島 3-13-8 湯島不二 TEL: 03-3832-3117 FAX: 03-3832-3118 e-mail: contact@hikari-trading.com/


# Clock Divider Module PN L-6001-CD-2

# KEY PERFORMANCE PARAMETERS

PARAMETER	SYMBOL	Min	Max	UNIT	NOTE
Clock Rate	CR	0.1	20	GHz	1
Clock Input Signal Channel	CLK INP/N	200	1000	$mV_{pp}$	Note 2 Single ended
Clock Output Signal Channel	CLK OUTP/N	300	550	$mV_{pp}$	Note 2 Single ended
Differential Input Impedance	Z <sub>inDiff</sub>	90	110	Ω	
Differential Output Impedance	Z <sub>outDiff</sub>	90	110	Ω	
Operating Temperature	T <sub>OP</sub>	0	50	°C	Ambient temp.

### Note:

- 1 20GHz, if used at a divide ratio of 1/16.
- If used single-ended, the other channel should be terminated in  $50\Omega$  to prevent output signal distortion



GUI: allows selection of divide ratio

