

Fig. 1. Functional Block Diagram.

ASNT1012 is a low power and high-speed 16 to 1 multiplexer (MUX) with an internal clock multiplier unit (CMU). The MUX can function at data rates ( $f_{bit}$ ) between 9.8*Gbps* to 12.5*Gbps* by utilizing its multiple on-chip full-rate VCOs.

The main function of ASNT1012 is to multiplex 16 parallel data channels running at a bit rate of  $f_{bit}/16$  into a high speed serial bit stream running at  $f_{bit}$ . It provides a high-speed output data channel for point-to-point data transmission over a controlled impedance media of 50*Ohm*. The transmission media can be a printed circuit board or copper coaxial cables. The functional distance of the data transfer is dependent upon the attenuation characteristics of the transportation media and the degree of noise coupling to the signaling environment.

Rev.: 1, Sept 2008.

ASNT1012-PQA

1

A D S A N T E C	A d	v a n	c e d	Sci	e
	and	No	vel	Tech	nology
27 Via Porto Grande, Rancho	Palos Verdes, CA	A, 90275.	Ph. # 1-3	310-377-6029.	Fax # 1-310-377-9940.

During normal operation, the serializer's low-speed input buffer (LS DIBx16) accepts external 16-bit wide parallel data words "d00"-"d15" through 16 differential LVDS inputs and delivers them to the multiplexer's core (MUX16:1) for serialization. By utilizing pin "bitorder", the serializer can designate either "d00" or "d15" as the MSB thus simplifying the interface between ASNT1012 and a proceeding ASIC.

MUX16:1 serializes the data words with multiple divided down clock signals that are generated from the full rate clock "C" by the internal divider (/16). The divider also produces half rate clock "C2" for the high speed clock output buffer (HS COB), and engenders a full rate clock divided-by-16 signal "C16" for use by the PLL (PLL). "C" is synthesized by PLL, which locks "C16" to the external system level clock "cr16" that is provided by the low speed clock input buffer (LS CIB). "cr16" must be 1/16 the frequency of the active full rate VCO in PLL. PLL contains 2 full rate VCOs to cover the 9.8-12.5*GHz* range, which are selected utilizing the "off12g" control pin.

The serialized words are transmitted as 2-level signals "qcml" by a differential CML output buffer (Data OB). A full-rate or half-rate clock "cho" is transmitted by a similar CML buffer (HS COB) in parallel with the high-speed data. The clock and data outputs are well phase matched to each other resulting in very little relative skew over the operating temperature range of the device. HS COB may be disabled or its operational mode changed by means of the 3-state (vee, vcc, not connected (n/c)) CMOS "offcho" signal. Both output stages are back terminated with on-chip 500*hm* resistors.

ASNT1012 also provides a differential low speed output clock "clo" though a LVDS clock output buffer (LVDS COB). PLL generates a loss of lock signal alarm "lol1n". An off chip capacitor is required for PLL and is connected through pins "ftr1p/n".

The serializer uses a single +3.3V power supply and is characterized for operation from  $-25^{\circ}C$  to  $125^{\circ}C$  of junction temperature.

# LS DIBx16

The Low-Speed Data Input Buffer (LS DIBx16) consists of 16 proprietary universal input buffers (UIBs) that exceed the LVDS standards IEEE Std. 1596.3-1996 and ANSI/TIA/EIA-644-1995. UIB is designed to accept differential signals with amplitudes above 60mV peak-to-peak (p-p), DC common mode voltage variation between the negative (vee) and positive (vcc) supply rails, and AC common mode noise with a frequency up to 5MHz and voltage levels ranging from 0 to 2.4V. It can also receive single-ended signals with amplitudes above 60mV p-p and threshold voltages between vee and vcc. The input termination impedance is set to 100Ohm differential.

# LS CIB

The Low-Speed Clock Input Buffer (LS CIB) is a UIB that can run at a frequency up to 800*MHz*. This block is used to deliver the low speed system clock "cr16" as a reference signal to PLL.

#### PLL

The Phase Locked Loop (PLL) contains a phase frequency detector, charge pump, an on-chip integrator with an additional off-chip filter connected between the pins "ftr1p" and "ftr1n" (Fig. 2), and two selectable LC-tank VCOs centered at 11.8*GHz* and 11.0*GHz*. The main function of

A D S A N T E C	A d	vance	d Scie	ence
	and	Novel	Tech	nology
27 Via Porto Grande, Rancho	Palos Verdes, C.	A, 90275. Ph. #	1-310-377-6029.	Fax # 1-310-377-9940.

PLL is to synthesize full rate clock "C" by aligning the phase and frequency of "C16" of the activated VCO to the externally applied system clock "cr16". A logic "0" output CMOS loss-of-lock "lol1n" alarm signal is generated by PLL if its two input clock signals are not matching in phase and/or frequency.

$$\begin{array}{c} \text{ftr1} \circ & & \\ & 430 \\ \text{ftr2} \circ & & 430 \\ \end{array} \\ \end{array}$$

#### Fig. 2. External Filter Schematic.

Selection of the different VCOs of PLL is achieved by utilizing the CMOS control pin "off12g". A logic "1" chooses the 11.0*GHz* VCO while a logic "0" selects the 11.8*GHz* VCO (default state). The unused VCO is turned completely off in order to save power.

#### /16

The Divider-by-16 (/16) includes 4 divide-by-2 circuits connected in series. High-speed clock "C" is fed into the first divide-by-2 circuit that generates "C2". "C2" is routed internally to the next divide-by-two circuit and outside of the block to MUX16:1 and HS COB. Other divided down clock signals are formed and routed to MUX16:1 in similar fashion. "C16" is passed on to PLL and LVDS COB to become the output low speed clock signal "clo".

#### MUX16:1

The 16 to 1 Multiplexer (MUX16:1) utilizes a tree type architecture that latches the incoming data on the negative edge of the "C16" clock signal that is supplied by /16. The 16-bit wide data word is subsequently multiplexed and delivered to Data OB as a serial data stream running at a data rate up to 12.5Gbps. The latency of this circuit block is equal to roughly one period of the low-speed input clock. When "bitorder"=0 (default), "d00" is the MSB and when "bitorder"=1, "d15" is designated the MSB.

# Data OB

The Data Output Buffer (Data OB) receives high-speed serial data from MUX16:1 and converts it into the CML output signal "qcml" with a single ended swing of 600*mV*. The buffer requires 50*Ohm* external termination resistors connected between "vcc" and each output to match its internal 50*Ohm* resistors and can operate at a data rate up to 12.5*Gbps*.

# HS COB

The High Speed Clock Output Buffer (HS COB) utilizes the same termination scheme as Data OB and can operate at a frequency up to 12.5GHz while producing a single-ended CML output swing of 600mV. The buffer can be enabled or disabled by the external 3-state (vcc, vee, not connected (n/c)) control signal "offcho". The n/c default state corresponds to a "C2" output signal. The logic "0" state provides a full-rate clock output signal while the logic "1" state disables the buffer completely to save power.

# LVDS COB

The LVDS Clock Output Buffer (LVDS COB) receives "C16" from /16 and converts it into a LVDS output signal "clo". The proprietary low-power LVDS output buffer utilizes a special architecture that ensures operation at frequencies up to 2GHz with a low power consumption level of 30mW. The buffer satisfies all the requirements of the IEEE Std. 1596.3-1996 and ANSI/TIA/EIA-644-1995.



# **Output Timing**

Phase relation between the output data "qcml" and full rate output clock "cho" is specified in Table 1 and illustrated by Fig. 3.

Table 1. Output Data-to-Clock Phase Difference

	Junction temperature,	<b>τ</b> , <i>ps</i>		
	°C	Min.	Max.	
ſ	-25	77	80	
Γ	50	82	86	
	125	87	91	
dae				
uge				



Fig. 3. Output Timing Diagram

# TERMINAL FUNCTIONS

The description of the package pins is presented in the table below.

TE	RMINA	AL .	DESCRIPTION
Name	No.	Туре	
High-Sp	eed I/C	Ds	
chop	37	Output	CML differential clock outputs. Require external SE 500hm
chon	36		termination to "vcc". Can be disabled by "offcho".
qcmlp	43	Output	CML differential data outputs. Require external SE 500hm
qcmln	42		termination to "vcc".
Controls			
lol1n	21	LS Out,	PLL lock indicator (high: locked; low: no lock).
		CMOS	
ftr1p	22	I/O	PLL external filter connection (1 <i>nF</i> capacitor differential).
ftr1n	23		
offcho	20	LS In.,	HS COB control (active: high, buffer is disabled; active: low,
		3-state	full-rate clock; default: not connected, half-rate clock).
off12g	24	LS In.,	VCO frequency selection (active: high, 11.0GHz; default: low,
		CMOS	11.8 <i>GHz</i> ).
bitorder	60	LS In.,	Input bit order selection (active: high, d15 is serialized first;
		CMOS	default low d00 is serialized first)





cr16p	14	Input	LVDS clock inputs.
cr16n	15		
clop	48	Output	LVDS clock outputs.
clon	47		
d00p	61	Input	
d00n	62		
d01p	64		
d01n	65		
d02p	67		
d02n	68		
d03p	70		
d03n	71		
d04p	76		
d04n	77		
d05p	79		
d05n	80		
d06p	82		
d06n	83		
d07p	85		
d07n	86		LVDS data inputs.
d08p	88		
d08n	89		
d09p	90		
d09n	91		
d10p	93		
d10n	94		
d11p	96		
d11n	97		
d12p	99		
d12n	100		
d13p	5		
d13n	6		
d14p	8		
d14n	9		
d15p	11		
d15n	12		

unnlv 4	and Terminati	on Voltao	es					
Name	Descrit	otion			Pin	Number		
vcc	Positive pow (+3.3	rer supply. V)	1, 7,	1, 7, 10, 13, 16, 29, 32-35, 38-41, 44, 45, 49, 55, 63, 66, 69, 72, 78, 81, 84, 87, 92, 95, 98.				
vee	Negative pov (GND o	ver supply. or 0V)		3, 17, 25, 26, 50, 51, 58.				
nc	Unconnec	ted pin.	2, 18	, 19, 27, 28	8, 30, 31,	46, 53-54, 56, 57, 59, 73-75		
LEC7	RICAL CH	IARAC	TERIS	TICS				
PA	RAMETER	MIN	TYP	MAX	UNIT	COMMENTS		
			General	l Paramete	rs			
V <sub>CC</sub>		+3.14	+3.3	+3.47	V	±5%		
$V_{EE}$			0.0		V			
Power	consumption		660		mW			
Junctio	on temperature	-25	50	125	°C			
D-4- D	- 4 -	(12.5	<u>LS Input I</u>	<u>Data (d00-0</u>	<u>d15)</u>			
Data K	ate	012.5		/80	Mbps V	Pools to pools		
CM V	altage Level	0.00 $V_{\rm DE}$		0.8 Vac	V V	reak-to-peak		
		V EE	nut Rofo	VCC ranca Clar	v v (cr16)			
Freque	nev	612.5	<i>приї Кеје</i>	780	$\frac{K(CIIO)}{MH_7}$			
Differe	ential Swing	0.06		0.8	V	Peak-to-peak		
CM Vo	oltage Level	$V_{EE}$		V <sub>CC</sub>	V			
	0		HS Outpi	ut Data (qc	ml)			
Data R	ate	9.8		12.5	Gbps			
Logic '	"1" level		$V_{CC}$		V			
Logic '	"0" level		$V_{CC}$ -0.6		V			
Jitter			12		ps	Peak-to-peak @12.5Gb/s		
_			HS Outpu	<u>ut Clock (c</u>	<u>ho)</u>			
Freque	ncy	4.9	* *	12.5	GHz			
Logic	"I" level		V <sub>CC</sub>		V			
Logic Littor	0 level		V <sub>CC</sub> -0.6		V	Deals to meals @125CH-		
Duty (	Vala		0 50%		ps	Peak-to-peak @12.3GHz		
Duty C	yele		IS Outro	ut Clock (a	$(\mathbf{J}_{\mathbf{a}})$			
Freque	nev	612.5	<u>LS Ouip</u>	<u>ui Ciock (c</u> 780	<u>10)</u> MH7			
Interfa	ce	012.5	I VDS	780	IVIII2,	Meets the IEEE Std		
1110110	~~	СМ	OS Contr	ol Innute/	Jutnute	meters are included out.		
Logic '	"1" level	$V_{CC} = 0.4$		σι πημισ/(	V			
Logic '	"0" level			$V_{FF}+0.4$	, V			
				· EE · V. I	•			